Introduction
Recently, resistance random access memory (ReRAM) has been extensively investigated for next-generation nonvolatile memory applications because of its low power consumption, extremely high integration density and fast switching speed. Specially, the cross point array architecture introduced in the previous studies is considered as a promising solution for achieving high integration density of ReRAM. However, the cross point array composed of only ReRAMs can lead misreading due to the sneak path, which is unexpected current flow through low resistance unselected cells. The misreading and sneak path can limit size of array and increase power consumption. Thus, various solutions such as transistor, selection device, and complementary resistive switches (CRS) are proposed [1] . Among the proposed solutions, the CRS has proper memory functions and can allow high integration density for the cross point array. However, the CRS has limitation in read voltage margin because of its unique read and write schemes [2] . Therefore, in this study, we proposed the hetero-device CRS as one of methods in increasing read voltage margin.
Experimentals
To investigate the hetero-device CRS having asymmetric set and reset voltages, 5 × 10 -14 m 2 size TiOx based ReRAM fabricated by oxidizing TiN bottom electrode was attached to the HfO x based ReRAM having bilayer (ZrO x /HfO x ) stacks (1 × 10 -9 m 2 ). In the previous studies, the details of fabrication process are described [3] , [4] . The whole structure of the investigated CRS device is W/ZrO x /HfO x /TiN/Ir/TiO x /TiN. Fig. 1 shows simple concept of the hetero-device CRS. The I-V characteristics of each single ReRAM are described in the fig. 1 (a) and (b). The both ReRAMs have larger set voltage value than reset voltage value, which can allow adopting the typical CRS concept. In fig. 1(c) , under the V write , HfO x based ReRAM is changed to HRS, while the TiO x based ReRAM is changed to LRS. In addition, at read voltage, the '1' state is changed to 'on' state because of transition of HfO x from HRS to LRS (read process). Thus, the hetero-device CRS has three states such as off state, 1 state, and on state. To demonstrate the hetero-device CRS concept, each single ReRAMs and the hetero-device CRS are evaluated, as shown in fig. 2(a) . The current value at half read voltage, which can generate the sneak path and misreading, is extremely lower than that of single ReRAM. In addition from the self-compliant current behavior of each single ReRAMs, external resistor for current compliance is not necessary in this hetero-device CRS. For clear comparison, fig. 2(b) shows read voltage margins in several cease, such as single HfO x based CRS, single TiO x based CRS, and hetero-device CRS. The hetero-device CRS has significantly larger read voltage margin than that of single ReRAM based CRSs.
Results & Discussion
The hetero-device CRS shows high speed pulse switches, which is allowed from the features of single ReRAMs and the unnecessariness of external resistor, as shown in fig. 3 . The fig. 3(a) and (b) show pulse endurance of the hetero-device CRS under the 1 µs pulse width biasing in linear and logarithmic scale. Consequently, the hetero-device CRS showed high switch speed and high reliability up to 10 4 cycles. Moreover, the hetero-device CRS showed larger read out margins than that of single ReRAMs, as shown in fig. 4 . The fig. 4(a) shows simple read scheme of the cross point array applications, and the fig. 4(b) shows comparison of calculated read out margins in single ReRAMs and the hetero-device CRS.
Summary
In this study, the hetero-device CRS was investigated to achieve enough read voltage margin. From the significantly difference between set voltage of the HfOx based ReRAM and reset voltage of TiOx based ReRAM, sufficient read voltage margin was achieved. From the features of each single ReRAMs (high switch speed, self-current compliance), the hetero-device CRS showed reliable and high speed pulse switch under the 1 µs write and erase pulse width. 
